By Mikhail Kovalev, Silvia M. Müller, Wolfgang J. Paul
This monograph is predicated at the 3rd author's lectures on machine structure, given in the summertime semester 2013 at Saarland college, Germany. It incorporates a gate point development of a multi-core laptop with pipelined MIPS processor cores and a sequentially constant shared memory.
The publication comprises the 1st correctness proofs for either the gate point implementation of a multi-core processor and likewise of a cache established sequentially constant shared reminiscence. This opens the right way to the formal verification of synthesizable for multi-core processors within the future.
Constructions are in a gate point version and hence deterministic. by contrast the reference types opposed to which correctness is proven are nondeterministic. the advance of the extra equipment for those proofs and the correctness facts of the shared reminiscence on the gate point are the most technical contributions of this work.